PhD Monitor
/Detail
Embedded Systems and Real-Time Computing● OpenPreview

PhD Student (M/F) Predictable Cache Memories for Multicore Embedded Real-Time Systems

Research and develop algorithms to predictably manage cache memory in multicore real‑time embedded systems.

Best for:Ideal for candidates with strong C/C++ programming skills and a keen interest in real‑time embedded multicore systems.

Inria · Villeneuve d'Ascq, France · R1 · First-stage researcher
More professors at Inria
Cache memory managementMulticore architecturesReal-time schedulingWorst-case execution time analysisCompiler and linker techniquesStatic code analysis
Deadline
Nov 30, 2026
47 days
Funding
Salaried
€2.3k/mo
Start date
2027-04-01
Full-time
Location
Villeneuve d'Ascq
France

Overview

The position is a three‑year PhD project funded by Inria within the ANR PRCI CoCoDaLi programme, in collaboration with Inria Rennes and the German RPTU. The PhD candidate will work in the SYCOMORES team to design offline and runtime techniques that precisely control cache contents on multicore embedded real‑time platforms. The work involves studying state‑of‑the‑art cache placement algorithms, creating static analysis tools for machine‑code, and implementing memory‑placement strategies. The researcher will spend research visits in Kaiserslautern and Rennes, and is expected to produce scientific publications and a doctoral thesis.

cache memoryreal-time systemsmulticoreembedded systemsC++compilerstatic analysisINRIA

What you'll do

  • Study the state of the art of cache placement algorithms for embedded systems.
  • Develop static analysis tools to extract data placement information from compiled code.
  • Design and implement a memory‑placement algorithm that respects real‑time constraints.
  • Conduct research and prototype code to optimise cache usage on multicore platforms.
  • Collaborate with partner institutions in Kaiserslautern and Rennes during research visits.
  • Publish research results in peer‑reviewed conferences and journals and write a PhD thesis.

Requirements

Degree required: Master’s degree (Bac+5) or equivalent in Computer Science, Electrical Engineering, or a related field

Degree offered: PhD

Language: English (minimum B2 level)

Instruction: English

Required skills
  • Proficiency in C/C++ programming
  • Experience with compilers and linkers
  • Understanding of embedded real‑time systems
Nice to have
Knowledge of real‑time scheduling and analysisExperience with multicore system architecturesFamiliarity with worst‑case execution time analysis

Funding & terms

Type
Salaried
Amount
€2.3k/mo
Duration
3 years
Programme
Inria
Inria

How to apply

Deadline: 2026-11-30

Submit your application online through the Inria job portal before the deadline. Provide all required documents and follow the instructions on the posting page.

Documents required
  • Curriculum Vitae
  • Cover letter
  • Academic transcripts
  • Research proposal (if requested)
↗Apply on site

Contact

GL
Prof.
Giuseppe Lipari
Computer Science
Lab
SYCOMORES
Inria
France
See the full position

Create a free profile to unlock your personal match score, the full requirements, funding details and how to apply — in English or Persian.

No card · 10 free AI match scores
Ready to apply?
47 days until the deadline — open this position on its website.